

CCD1600A Full Frame CCD Image Sensor 10560 x 10560 Element Image Area

General Description

The CCD1600 is a 10560 x 10560 image element solid state Charge Coupled Device (CCD) Full Frame sensor.

This CCD is intended for use in high-resolution scientific, space based, industrial, and commercial electro-optical systems.

The CCD1600 is organized in two halves each containing an array of 10560 horizontal by 5280 vertical photosites. The pixel spacing is $9\mu\text{m} \times 9\mu\text{m}$. For dark reference, each readout line is preceded by 8 dark pixels.

This imager is available in a full frame transfer configuration (shown) or a split frame transfer configuration with shield metalization covering half of the imager. The split frame transfer architecture allows higher frame rate operation through four readout quadrants, whereas the single-sided approach allows readout through two readout quadrants.


The CCD1600 is offered as a backside illuminated version for increased sensitivity and UV response in the same package configuration.

Features


- 10560 x 10560 Photosite Full Frame CCD Array
- $9\mu\text{m} \times 9\mu\text{m}$ Pixel
- 95.04mm x 95.04mm Image Area
- 100% Fill Factor
- Readout Noise Less Than 20 Electrons at 10MHz
- Dynamic Range > 75dB
- 16 Two Stage Source Follower Output Channels
- Three-Phase Buried Channel NMOS Image area
- Three-Phase Buried Channel Readout Registers
- Multi-Pinned Phase (MPP) optional

	Functional Description
	<p>The following functional elements are illustrated in the block diagram:</p>
	<p>Image Sensing Elements: Incident photons pass through a transparent polycrystalline silicon gate structure creating electron hole pairs. The resulting photoelectrons are collected in the photosites during the integration period. The amount of charge accumulated in each photosite is a linear function of the localized incident illumination intensity and integration period.</p> <p>The photosite structure is made up of contiguous CCD elements with no voids or inactive areas. In addition to sensing light, these elements are used to shift image data vertically. Consequently, the device needs to be shuttered during readout.</p>
	<p>Vertical Charge Shifting: The Full Frame architecture of the CCD1600 provides video information as a single sequential readout of 5280 lines containing 1320 photosites. At the end of an integration period the ϕA_1, ϕA_2, and ϕA_3 clocks are used to transfer charge vertically through the CCD array to the horizontal readout register. Vertical columns are separated by a channel stop region to prevent charge migration.</p> <p>The imaging area is divided into an Upper and Lower half. Each 10560 x 5280 halve may be clocked independently or together. Horizontal Transport registers along the top and bottom permit simultaneous readout of both halves. The CCD1600 may be clocked such that the full array is readout by the Upper or Lower Transport registers.</p>
	<p>Horizontal Charge Shifting: ϕS_1, ϕS_2 and ϕS_3 are polysilicon gates used to transfer charge horizontally to the output amplifier. The horizontal transport register is twice the size of the photosite to allow for vertical binning. For both frame transfer configurations, the charge may be read out through the eight amplifiers at the bottom or top of the image frame storage region.</p> <p>The transfer of charge into the horizontal register is the result of a vertical shift sequence. This register has 8 additional register cells between the first pixel of each line and the output amplifier. The output from these locations contains no signal and may be used as a dark level reference.</p> <p>The last clocked gate in the Horizontal registers is twice as large as the others and can be used to horizontally bin charge. This gate requires its own clock, which may be tied to ϕH_2 for normal full resolution readout. The reset FET in the horizontal readout, clocked appropriately with ϕR, allows binning of adjacent pixels.</p>
	<p>Output Amplifier: The CCD1600 has one output amplifier at the end of each Horizontal register. These are dual FET floating diffusion amplifiers with a reset MOSFET tied to the input gate.</p> <p>Charge packets are clocked to a pre-charged capacitor whose potential changes linearly in response to the number of electrons delivered. When this potential is applied to the input gate of an NMOS amplifier, a signal at the output V_{out} pin is produced. The capacitor is then reset via the reset MOSFET with ϕRG to a pre-charge level prior to the arrival of the next charge packet except when horizontally binning. The output amplifier drain is tied to VDD. The source is connected to an external load resistor to ground and constitutes the video output from the device.</p>


CCD1600A Schematic



Timing Diagram



Typical CCD Quantum Efficiency



Definition of Terms

Charge-Coupled Device A charge-coupled device is a monolithic silicon structure in which discrete packets of electron charge are transported from position to position by sequential clocking of an array of gates.

Vertical Transport Clocks ϕ_{A1} , ϕ_{A2} , ϕ_{A3} the clock signals applied to the vertical transport register.

Horizontal Transport Clocks ϕ_{S1} , ϕ_{S2} , ϕ_{S3} the clock signals applied to the horizontal transport registers.

Reset Clock ϕ_{RG} the clock applied to the reset switch of the output amplifier.

Dynamic Range The ratio of saturation output voltage to RMS noise in the dark. The peak-to-peak random noise is 4-6 times the RMS noise output.

Saturation Exposure The minimum exposure level that produces an output signal corresponding to the maximum photosite charge capacity. Exposure is equal to the product of light intensity and integration time.

Responsivity The output signal voltage per unit of exposure.

Spectral Response Range The spectral band over which the response per unit of radiant power is more than 10% of the peak response.

Photo-Response Non-Uniformity The difference of the response levels between the most and the least sensitive regions under uniform illumination (excluding blemished elements) expressed as a percentage of the average response.

Dark Signal The output signal is caused by thermally generated electrons. Dark signal is a linear function of integration time and an exponential function of chip temperature.

Pixel Picture element or sensor element, also called photo element or photosite

DC Operating Characteristics

Symbol	Parameter	min	Range nom	max	Unit	Remarks
V _{OD}	DC Supply Voltage		+25.0		V	
V _{RD}	Reset Drain Voltage		16.0		V	
V _{OTG}	Output Voltage	-2.0	1.0	2.0	V	
V _{VLD}	Output Load Voltage		+3.0		V	
V _{RTN}	Output Return Voltage		+2.0		V	
V _{SC}	Scupper Voltage		+20.0		V	
V _{SUB}	Substrate Ground		0.0		V	

Typical Clock Voltages

Symbol	Parameter	High	Low	Unit	Remarks
V $\phi_{S(1,2,3)}$	Horizontal Multiplexer Clock	+5.0	-5.0	V	Note 1
V ϕ_{SW}	Summing Gate Clock	+5.0	-5.0	V	Note 1
V $\phi_{V(1,2,3)}$	Vertical Array Clocks	+3.0	-10.0	V	Note 1
V ϕ_{RG}	Reset Array Clock	+5.0	-5.0	V	Note 1

Note 1: $\phi_H = 200\text{pF}$, $\phi_V = 15,000\text{pF}$. All clock rise and fall times should be $> 10\text{ ns}$.

AC Characteristics

Standard test conditions are nominal MPP clocks and DC operating Voltages, 1 MHz Horizontal Data Rate, 6 μ Sec Vertical shift cycle.

Symbol	Parameter	min	Range nom	max	Unit	Remarks
V _{ODC}	Output DC Level		16.0		V	
Z	Suggested Load Register	1.0	5.0	20.0	k Ω	

Performance Specifications							
Symbol	Parameter	min	Range		Unit	Remarks	
			nom	max			
V_{SAT}	Saturation Output Voltage Full Well Capacity Output Amp Sensitivity	70K	700 80K 7.0	100K	mV e- $\mu V/e-$	Note 1	
PRNU	Photo Response Non-Uniformity Peak-to-Peak		10		$\%V_{SAT}$		
DSNU	Dark Signal Non-Uniformity Peak-to-Peak			1.0	mV		
DC	Dark Current	0.025	<1.0	2.0	nA/cm ²	Note 2	
R	Responsivity		1.0		V μ j/cm ²		
rms	Noise		5-20		e-		

Note 1: Maximum well capacity is achieved in Buried Channel Mode.
Note 2: Values shown are for 25°C. Dark current doubles for every 5°- 7°C.

Quantum Efficiency Enhancements
<p>The CCD1600 CCD area arrays can be backside thinned for increased QE. The incident illumination enters through the backside of the array, and since no photons are absorbed in the polysilicon gate structures, the QE is increased. Also available are front side illuminated devices which can be coated with a fluorescent dye that absorbs UV light and fluoresces in the visible range. This provides CCD response at wavelengths less than 400nm.</p>

Cosmetic Grading
<p>Device grading helps to establish a ranking for the image quality that a CCD will provide. Blemishes are characterized as spurious pixels exceeding 10% of V_{SAT} with respect to neighboring elements. Blemish content is determined in the dark, at various illumination levels, and for different device temperatures.</p> <p>The CCD1600 is available in various standard grades, as well as custom selected grades. Consult ANDANTA GmbH for available grading information and custom selections.</p>

Warranty
<p>Within twelve months of delivery to the end customer ANDANTA GmbH will repair or replace, at our option, any image sensor product if any part is found to be defective in materials or workmanship. Contact ANDANTA GmbH for assignment of warranty return number and shipping instructions to ensure prompt repair or replacement.</p>

Certification
<p>ANDANTA GmbH certifies that all products are carefully inspected and tested prior to shipment and will meet all of the specification requirements under which it is furnished</p>

CCD1600 Image Sensor Pad Designation

Pad#	Label	Pad#	Label	Pad#	Label	Pad#	Label	Pad#	Label
1	OS1	65	SUB	129	BB	193	OD	257	SUB
2	RG	66	OS6	130	SC	194	RTN	258	A3
3	SC	67	RG	131	A1	195	S1	259	A2
4	RD	68	SC	132	A2	196	S2	260	A1
5	SW	69	RD	133	A3	197	S3	261	SC
6	OTG	70	SW	134	SUB	198	VLD	262	BB
7	VLD	71	OTG	135	BB	199	OTG	263	SUB
8	S3	72	VLD	136	SC	200	SW	264	A3
9	S2	73	S3	137	A1	201	RD	265	A2
10	S1	74	S2	138	A2	202	SC	266	A1
11	RTN	75	S1	139	A3	203	RG	267	SC
12	OD	76	RTN	140	SUB	204	OS13	268	BB
13	SUB	77	OD	141	BB	205	SUB	269	SUB
14	OS2	78	SUB	142	SC	206	OD	270	A3
15	RG	79	OS7	143	A1	207	RTN	271	A2
16	SC	80	RG	144	A2	208	S1	272	A1
17	RD	81	SC	145	A3	209	S2	273	SC
18	SW	82	RD	146	SUB	210	S3	274	BB
19	OTG	83	SW	147	BB	211	VLD	275	SUB
20	VLD	84	OTG	148	SC	212	OTG	276	A3
21	S3	85	VLD	149	A1	213	SW	277	A2
22	S2	86	S3	150	A2	214	RD	278	A1
23	S1	87	S2	151	A3	215	SC	279	SC
24	RTN	88	S1	152	SUB	216	RG	280	BB
25	OD	89	RTN	153	SUB	217	OS12	281	SUB
26	SUB	90	OD	154	OD	218	SUB	282	A3
27	OS3	91	SUB	155	RTN	219	OD	283	A2
28	RG	92	OS8	156	S1	220	RTN	284	A1
29	SC	93	RG	157	S2	221	S1	285	SC
30	RD	94	SC	158	S3	222	S2	286	BB
31	SW	95	RD	159	VLD	223	S3	287	SUB
32	OTG	96	SW	160	OTG	224	VLD	288	A3
33	VLD	97	OTG	161	SW	225	OTG	289	A2
34	S3	98	VLD	162	RD	226	SW	290	A1
35	S2	99	S3	163	SC	227	RD	291	SC
36	S1	100	S2	164	RG	228	SC	292	BB
37	RTN	101	S1	165	OS16	229	RG	293	SUB
38	OD	102	RTN	166	SUB	230	OS11	294	A3
39	SUB	103	OD	167	OD	231	SUB	295	A2
40	OS4	104	SUB	168	RTN	232	OD	296	A1
41	RG	105	BB	169	S1	233	RTN	297	SC
42	SC	106	SC	170	S2	234	S1	298	BB
43	RD	107	A1	171	S3	235	S2	299	SUB
44	SW	108	A2	172	VLD	236	S3	300	A3
45	OTG	109	A3	173	OTG	237	VLD	301	A2
46	VLD	110	SUB	174	SW	238	OTG	302	A1
47	S3	111	BB	175	RD	239	SW	303	SC
48	S2	112	SC	176	SC	240	RD	304	BB
49	S1	113	A1	177	RG	241	SC		
50	RTN	114	A2	178	OS15	242	RG		
51	OD	115	A3	179	SUB	243	OS10		
52	SUB	116	SUB	180	OD	244	SUB		
53	OS5	117	BB	181	RTN	245	OD		
54	RG	118	SC	182	S1	246	RTN		
55	SC	119	A1	183	S2	247	S1		
56	RD	120	A2	184	S3	248	S2		
57	SW	121	A3	185	VLD	249	S3		
58	OTG	122	SUB	186	OTG	250	VLD		
59	VLD	123	BB	187	SW	251	OTG		
60	S3	124	SC	188	RD	252	SW		
61	S2	125	A1	189	SC	253	RD		
62	S1	126	A2	190	RG	254	SC		
63	RTN	127	A3	191	OS14	255	RG		
64	OD	128	SUB	192	SUB	256	OS9		

